physicaldesign

quick reference for physical design terminology & concepts

Total Pageviews

Tuesday, 20 March 2012

CTS

why clock tree needed in synchronous asic design? 
what is clock skew? 
how to improve clock skew? 
what is max insertion delay?
how to improve max insertion delay? 
Posted by Unknown at 23:23
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest
Labels: Clock Tree Synthesis

No comments:

Post a Comment

Newer Post Older Post Home
Subscribe to: Post Comments (Atom)

Blog Archive

  • ►  2013 (2)
    • ►  December (2)
  • ▼  2012 (29)
    • ►  December (7)
    • ►  May (2)
    • ►  April (5)
    • ▼  March (15)
      • What is cloning and buffering?
      • What are clock tree types?
      • What is latency? Give the types?
      • What is IR drop? How to avoid? How it affects timing?
      • How delays are characterized using WLM (Wire Load ...
      • What are several factors to improve propagation de...
      • Why do you use alternate routing approach HVH/VHV ...
      • Why power stripes routed in the top metal layers?
      • What is electromigration? Reasons for electromigra...
      • CTS
      • what is clock tree reference?
      • what is differences between Gate Sizing and Transi...
      • what is meant by transistor up-sizing?           ...
      • what is technology node? technology node is the l...

About Me

Unknown
View my complete profile
Simple theme. Theme images by dem10. Powered by Blogger.